veriwell (science/veriwell) Add to my watchlist
VeriWell Verilog SimulatorVeriWell is a full Verilog simulator. It supports nearly all of the IEEE1364-1995 standard, as well as PLI 1.0. VeriWell is the same simulator that was sold by Wellspring Solutions in the mid-1990 and was included with the Thomas and Moorby book
Version: 2.8.7 License: GPL-2+
GitHub
| Maintainers | No Maintainer |
| Categories | science |
| Homepage | http://sourceforge.net/projects/veriwell |
| Platforms | darwin |
| Variants |
|
"veriwell" depends on
lib (3)
build (2)
Ports that depend on "veriwell"
No ports
Port Health:
Loading Port Health