alliance (science/alliance) Add to my watchlist

Alliance, CAD and libraries for VLSI design

Alliance is a complete set of free CAD tools and portable libraries for VLSI design. It includes a VHDL compiler and simulator, logic synthesis tools, and automatic place and route tools. A complete set of portable CMOS libraries is provided

Version: 5.0-20110203 License: GPL GitHub
Maintainers No Maintainer
Categories science
Homepage https://www-soc.lip6.fr/equipe-cian/logiciels/alliance/
Platforms darwin
Variants
  • universal (Build for multiple architectures)

"alliance" depends on

lib (2)
build (1)

Ports that depend on "alliance"

No ports


Port Health:

Loading Port Health

Installations (30 days)

0

Requested Installations (30 days)

0

Livecheck error

Error: cannot check if alliance was updated (Connection timed out after 30001 milliseconds)

last updated: 1 day, 7 hours ago